

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

09/909,704 07/20/2001 William A. Huffman 062986.0205  7590 12/23/2004  Baker Botts L.L.P. LEI Suite 600	9987	
Baker Botts L.L.P.	EVANDED	
	EXAMINER	
Suite 600	CHRISTOPHER E	
2001 Ross Avenue ART UNIT	ART UNIT PAPER NUMBER	
Dallas, TX 75201-2980 2112		

DATE MAILED: 12/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/909,704 HUFFMAN, WILLIAM A.		
Office Action Summary	Examiner	Art Unit	
	Christopher E. Lee	2112	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period was Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on 19 No.	ovember 2004.		
	action is non-final.		
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.			
Disposition of Claims			
4)  Claim(s) 1-15 is/are pending in the application. 4a) Of the above claim(s) is/are withdrav 5)  Claim(s) is/are allowed. 6)  Claim(s) 1-15 is/are rejected. 7)  Claim(s) is/are objected to. 8)  Claim(s) are subject to restriction and/or	vn from consideration.		
Application Papers		•	
9) The specification is objected to by the Examine	r.		
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	•	•	
Priority under 35 U.S.C. § 119			
<ul> <li>12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents</li> <li>2. Certified copies of the priority documents</li> <li>3. Copies of the certified copies of the priority application from the International Bureau</li> <li>* See the attached detailed Office action for a list</li> </ul>	s have been received. s have been received in Applicati ity documents have been receive I (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) Interview Summary		
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> <li>Paper No(s)/Mail Date</li> </ul>	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	eate Patent Application (PTO-152)	

Application/Control Number: 09/909,704 Page 2

Art Unit: 2112 RCE Non-Final Office Action

#### **DETAILED ACTION**

## Receipt Acknowledgement

1. Receipt is acknowledged of the request filed on 17<sup>th</sup> of November 2004 for a Request for Continued Examination (RCE) under 37 CFR 1.114 based on the Application No. 09/909,704, which the request is acceptable and an RCE has been established. Claims 1, 5 and 9 have been amended; no claim has been canceled; and no claim has been newly added since the Final Office Action was mailed on 17<sup>th</sup> of August 2004. Currently, claims 1-15 are pending in this application.

## Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 1-3 and 5-7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wooten [US 5,621,898 A] in view of Trull [US 6,185,672 B1].

Referring to claim 1, Wooten discloses a method of managing an queue (i.e., queue 320 of Fig. 4; See col. 5, lines 56-57) having a plurality of queue entries (i.e., ISO, ASYNCH, and CONTROL entries in queue 320 of Fig. 4) comprising: introducing entries into said queue (See col. 6, lines 38-67); associating each entry in said queue to one of a plurality of groups (i.e., each entry being associated with one of groups, i.e., an isochronous transferring entry group, an asynchronous transferring entry group, and a control transferring entry group; See col. 7, lines 1-11), each of said plurality of groups having a different transaction parameter criteria (i.e., an isochronous transferring entry group has a periodic data transferring criteria, an asynchronous transferring entry group has an aperiodic data transferring criteria, and a control transferring entry group has a control transferring criteria; See col. 2, lines 62-67); determining which particular one of said plurality of groups to service based on said transaction parameter criteria; servicing a particular entry in said particular one of said plurality of groups based on servicing criteria (See col. 3, lines 1-15).

applications control realises. 03/303,70

Art Unit: 2112

RCE Non-Final Office Action

Wooten does not teach introducing said entries into said queue at a first, highest order queue location; determining if lower order queue locations are available; moving all higher order queue location contents to an adjacent lower order queue location per cycle until all lower order locations are filled if lower order instruction queue if queue locations are available; and moving all higher order queue entries, with respect to said particular entry being serviced, to an adjacent lower order location in said queue.

Trull discloses a method and apparatus for out-of-order instruction dispatch and queue compaction (See Abstract), wherein introducing entries (i.e., new instructions) into queue (i.e., instruction queue 314 in Figs. 8B-C) at a first, highest order queue location (i.e., "top" or start of the queue; See col. 4, lines 31-32); determining if lower order queue locations are available (See col. 26, lines 24-27); if lower order queue locations (i.e., lower order lines, where the three instructions are allocated a "line" of instruction storage locations, e.g., storage locations 200, 202, 204, 206, 208, 210 in Fig. 8A; See col. 14, lines 22-24) are available, moving all higher order queue location (i.e., all higher order lines in Figs. 8A-C) contents to an adjacent lower order queue location (i.e., adjacent lower order line of instruction storage locations 200, 202 and 204 in Figs. 8A-C) per cycle (i.e., per compression cycle; See col. 20, lines 19-38) until all lower order locations are filled (See col. 4, lines 33-42); servicing a particular entry (i.e., an instruction to be dispatched to processor pipe) in said queue based on servicing criteria (See col. 14, lines 36-51); and moving all higher order queue entries, with respect to said particular entry being serviced, to an adjacent lower order location (i.e., lower order line) in said queue (See col. 18, line 61 through col. 19, line 24). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said method of queuing operation with said queue compaction, as disclosed by Trull, in said method of managing said arbitration queue, as disclosed by Wooten, for the advantage of for the advantage of providing said arbitration queue configured to service transactions (i.e., dispatch instructions) in an out-of-order fashion (i.e., an entry can be removed from any location in the queue) and

perform collapse of queue entries (i.e., compaction of strings) of empty storage locations (See Trull, col. 3, lines 48-62 and col. 4, lines 20-23).

Referring to claim 2, Trull teaches the step of marking a location of a serviced entry (i.e., marking 'clear bit' as setting empty bit; See col. 18, lines 10-13) as idle (i.e., empty; See block 262A of Fig. 11B and col. 21, lines 63-67).

Referring to claim 3, Trull teaches said moving step further comprising for higher order locations with respect to said idle location (i.e., empty storage location), writing the contents of higher order queue locations into adjacent lower order queue locations (i.e., shift one row down; See Block 262D of Fig. 11B and col. 22, lines 19-26); and for lower order locations with respect to said idle location, rewriting the current entry into said location (i.e., no shift operation; See Block 262C of Fig. 11B and col. 22, lines 26-30; Note - the embodiment of Fig. 8A has a null logic as the new value logic in Fig. 9D).

Referring to claim 5, Trull teaches providing a plurality of registers (i.e., instruction storage locations 200, 206, 212, 218, 224, 230 and 236 in Fig. 8B-C) corresponding to a number of entries in said queue (i.e., a number of instructions in said instruction queue 314 in Figs. 8B-C; See col. 5, lines 7-10), said plurality of registers being arranged in a linear array (i.e., instruction storage locations of each column being arranged in a linear array in Figs. 8B-C) from a highest order register (i.e., a highest order storage location, e.g., storage location 236 in Figs. 8B-C) to a lower order register (i.e., a lower order storage location, e.g., storage location 200 in Figs. 8B-C); for each register (i.e., for each instruction storage location), selectively providing to each register an entry from that register or an entry from a higher order register (See Fig. 8A and col. 18, line 63 through col. 19, line 2).

Referring to claim 6, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 206, 212, 218, 224, 230 and 236 in Fig. 8B-C) includes entries (i.e., new instructions) are added to said queue via said highest order register (See Figs. 3A, 3B, 11A and col. 21, lines 54-61).

Referring to claim 7, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 206, 212, 218, 224, 230 and 236 in Fig. 8B-C) each have an entry output such that an entry can be removed from any location in said queue (See col. 21, lines 37-41).

4. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wooten [US 5,621,898 A] in view of Trull [US 6,185,672 B1] as applied to claims 1-3 and 5-7 above, and further in view of what was well known in the art, as exemplified by Garcia et al. [US 6,145,061 A; hereinafter Garcia].

Referring to claim 4, Wooten, as modified by Trull, discloses all the limitations of the claim 4 except that does not teach the step of initializing all queue locations to an idle state prior to the step of introducing entries into said queue.

The Examiner takes Official Notice that initializing all queue locations to an idle state prior to introducing entries into said queue, is well known to one of ordinary skill in the art, as evidenced by Garcia (i.e., initializing by zeroing all the entries prior to moving data from the old queue into a new queue; See Garcia, col. 2, line 54 through col. 3, line 13).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have been initializing all queue locations (i.e., instruction storage locations) to an idle state (i.e., empty) prior to introducing entries into said queue (i.e., inputting instructions into instruction queue) since it would have obviate any potential malfunction by garbage data (i.e., floating data in the queue after the queue creation and/or power-on operation) in the queue.

5. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wooten [US 5,621,898 A] in view of Trull [US 6,185,672 B1] as applied to claims 1-3 and 5-7 above, and further in view of Case Law, In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.

Referring to claim 8, Wooten, as modified by Trull, discloses all the limitations of the claim 8 including said plurality of registers (i.e., instruction storage locations 200, 206, 212, 218, 224, 230 and

236 in Fig. 8B-C; Trull) having 21 registers (i.e., 7 instruction storage locations; Trull) except that does not expressly teach said plurality of registers having 64 registers.

However, the claim recites said 64 registers without any patentable advantage in the specification (See claim 8 and Application page 12, lines 1-4), such as the reason of "said plurality of registers including 64 registers instead of 7 registers, 21 registers, 32 registers or 128 registers" with any patentable advantage. Therefore, the limitation of "said plurality of registers including 64 registers" in the claim is not patentably significant since it at most relates to the flexible number of registers under consideration which is not ordinarily a matter of invention. In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.

Claims 9-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Meyers et al. [US 6. 5,375,223 A; cited by the Applicant; hereinafter Meyers] in view of Wooten [US 5,621,898 A] and Trull [US 6,185,672 B1].

Referring to claim 9, Meyers discloses a computer system (i.e., multiprocessor data processing system in Fig. 1) comprising: a distributed shared memory system (i.e., main memory 300 of Fig. 1); a plurality of processors (i.e., Processors 100 in Fig. 1) generating transactions to said distributed shared memory system (See col. 3, lines 41-48); and a memory interface (i.e., memory access circuit 200 of Fig. 1) interposed between said distributed shared memory system and said plurality of processors (See Fig. 1; i.e., Memory Access circuit 200 interposed between Processors 100 and Main Memory 300 in Fig. 1), said memory interface having cache memory (i.e., Cache (L2) 220 of Fig. 1); an arbitration queue (i.e., Q 215 of Fig. 1) having a plurality of entry locations (i.e., n multi-bits positions in register 250 in Fig. 8), and a memory arbitration processor (i.e., control logic 212 of Fig. 1) for servicing transactions from said plurality of processors (See col. 4, line 61 through col. 5, line 38), said memory arbitration processor performing a memory arbitration scheme (See Fig. 2, col. 4, lines 55-60 and col. 7, line 29 through col. 8, line 32).

Meyer does not teach placing transactions as entries in said arbitration queue; associating each entry in said queue to one of a plurality of groups, each of said plurality of groups having a different transaction parameter criteria; determining which particular one of said plurality of groups to service based on said transaction parameter criteria; servicing a particular entry in said particular one of said plurality of groups based on servicing criteria.

Wooten discloses an arbiter organization (See Fig. 2), wherein placing transactions as entries in an arbitration queue (See col. 6, lines 38-67); associating each entry in said queue to one of a plurality of groups (i.e., each entry being associated with one of groups, i.e., an isochronous transferring entry group, an asynchronous transferring entry group, and a control transferring entry group; See col. 7, lines 1-11), each of said plurality of groups having a different transaction parameter criteria (i.e., an isochronous transferring entry group has a periodic data transferring criteria, an asynchronous transferring entry group has an aperiodic data transferring criteria, and a control transferring entry group has a control transferring criteria; See col. 2, lines 62-67); determining which particular one of said plurality of groups to service based on said transaction parameter criteria; servicing a particular entry in said particular one of said plurality of groups based on servicing criteria (See col. 3, lines 1-15).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said arbiter organization, as disclosed by Wooten, in said memory arbitration scheme, as disclosed by Meyer, for the advantage of allowing the greatest use of the higher speed hardware and minimizing the use of the slower speed software to allow overall improved performance of said computer system (i.e., serial bus system; See Wooten, col. 3, lines 16-20).

Meyer, as modified by Wooten, does not teach said arbitration queue is collapsible and said memory arbitration scheme further comprising: marking a location of said particular entry in said arbitration queue as idle; and collapsing said arbitration queue by bringing all higher order entries into adjacent lower order locations in said queue to fill said idle location.

Trull discloses an apparatus for instruction queue compression (See Abstract and col. 1, lines 6-8), wherein an arbitration queue (i.e., instruction queue 160 of Fig. 3A) is collapsible (i.e., compaction process; See col. 4, lines 39-42) and a memory arbitration scheme (i.e., managing an instruction queue; See col. 5, lines 4-21) comprising: servicing at least one entry in said arbitration queue (i.e., an instruction to be dispatched to processor pipe; See col. 14, lines 36-51); marking a location of said particular entry in said arbitration queue (i.e., marking 'clear bit' as setting empty bit; See col. 18, lines 10-13) as idle (i.e., empty; See block 262A of Fig. 11B and col. 21, lines 63-67); and collapsing said arbitration queue (i.e., compaction process) by bringing all higher order entries (i.e., all higher order instructions in Figs. 8A-C) into adjacent lower order locations (i.e., adjacent lower order lines of instruction storage locations composed of 3 columns in Figs. 8A-C) in said queue to fill an idle location (i.e., shifting down to adjacent lower order line and filling empty location; See col. 18, line 61 through col. 19, line 24). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have substituted said collapsible arbitration queue and said memory arbitration scheme, as disclosed by Trull, for said arbitration queue and memory arbitration scheme, as disclosed by Meyer, as modified by Wooten, for the advantage of providing said arbitration queue configured to service transactions (i.e., dispatch instructions) in an out-of-order fashion (i.e., an entry can be removed from any location in the queue) and perform collapse of queue entries (i.e., compaction of strings) of said idle locations (i.e., empty storage locations; See Trull, col. 3, lines 48-62 and col. 4, lines 20-23).

Referring to claim 10, Trull teaches said collapsing operation comprises: for higher order queue locations with respect to said idle location (i.e., empty storage location), writing the contents of higher order queue locations into adjacent lower order queue locations (i.e., shift one row down; See Block 262D of Fig. 11B and col. 22, lines 19-26); and for lower order queue locations with respect to said idle location, rewriting the current entry into said location (i.e., no shift operation; See Block 262C of Fig.

11B and col. 22, lines 26-30; Note - the embodiment of Fig. 8A has a null logic as the new value logic in Fig. 9D).

Referring to claim 11, Trull teaches said plurality of entry locations (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) includes a highest order location (i.e., instruction storage locations 236, 238, 240 in Fig. 8B) and a lowest order location (i.e., instruction storage locations 200, 202, 204 in Fig. 8B), and wherein entries (i.e., new instructions) are added to said queue via said highest order location (See Figs. 3A, 3B, 11A and col. 21, lines 54-61).

Referring to claim 12, Trull teaches said arbitration queue (i.e., instruction queue 160 of Fig. 3A) comprising a plurality of registers (i.e., instruction storage locations 200, 202, 204, 206, 208, 210 in Fig. 8A) corresponding to the number of entries in said queue (See col. 5, lines 7-10); a plurality of 2:1 multiplexers (i.e., multiplexers 250, 252, 254, 256, 258, 260 in Fig. 8A) interposed between said registers (See Fig. 8A) such that one multiplexer is interposed between a higher order register and a subsequent register (e.g., a multiplexer 250 is interposed between a higher instruction storage location 206 and a subsequent instruction storage location 200 in Fig. 8A), the output of said higher order register (e.g., output from instruction storage location 206 in Fig. 8A) being coupled to a first input of said one multiplexer (i.e., an input of multiplexer 250 in Fig. 8A), the output of said subsequent register (i.e., output from instruction storage location 200 in Fig. 8A) being coupled to a second input of said one multiplexer (i.e., another input of multiplexer 250 in Fig. 8A), an output of said one multiplexer being coupled to said subsequent register (i.e., an output of multiplexer 250 is coupled to instruction storage location 200 in Fig. 8A), and a mux control line (i.e., SHIFT\_ROW\_1 in Fig. 8A) being coupled to said one multiplexer to direct the contents of one of said first and second multiplexer inputs to said multiplexer output (See col. 18, line 63 through col. 19, line 2).

However, the recitation in the claim "whereby the mux control line associated with the higher order register and subsequent register determines whether the subsequent register is refreshed with its current

contents or receives the contents of the higher order register" has not been given patentable weight because it has been held that the functional "whereby" statement does not define any structure and accordingly cannot serve to distinguish. *In re Mason, 114 USPQ 127, 44 CCPA 937 (1957)*.

Referring to claim 13, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) includes a highest order register (i.e., instruction storage locations 236, 238, 240 in Fig. 8B) and a lowest order register (i.e., instruction storage locations 200, 202, 204 in Fig. 8B), and wherein entries (i.e., new instructions) are added to said queue via said highest order register (See Figs. 3A, 3B, 11A and col. 21, lines 54-61).

Referring to claim 14, Trull teaches said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B) each have an entry output such that an entry can be removed from any location in said queue (See col. 21, lines 37-41).

7. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Meyers [US 5,375,223 A] in view of Wooten [US 5,621,898 A] and Trull [US 6,185,672 B1] as applied to claims 9-14 above, and further in view of Case Law, In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.

Referring to claim 15, Meyers, as modified by Wooten and Trull, discloses all the limitations of the claim 15 including said plurality of registers (i.e., instruction storage locations 200, 202, 204, ... 236, 238, 240 in Fig. 8B; Trull) having 21 registers (i.e., 21 instruction storage locations; Trull), except that does not expressly teach said plurality of registers having 64 registers.

However, the claim recites said 64 registers without any patentable advantage in the specification (See claim 15 and Application page 12, lines 1-4), such as the reason of "said plurality of registers including 64 registers instead of 21 registers, 32 registers or 128 registers" with any patentable advantage.

Therefore, the limitation of "said plurality of registers including 64 registers" in the claim is not patentably significant since it at most relates to the flexible number of registers under consideration which

is not ordinarily a matter of invention. In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.

#### Response to Arguments

8. Applicant's arguments with respect to claims 1-15 have been considered but are moot in view of the new ground(s) of rejection.

In response to the Applicant's argument with respect to "... associating entries in the arbitration queue to one of a plurality of groups, each of the plurality of groups having a different transaction parameter criteria; determining which particular one of the plurality of groups to service based on the transaction parameter criteria; servicing a particular entry of the particular one of the plurality of groups ..." in the exemplary claim 1, the Examiner brought Wooten [US 5,621,898 A] reference in the rejection for the limitations which are not provided by Trull [US 6,185,672 B1] and all of the other art cited.

### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 Williams [US 6,003,101 A] discloses efficient priority queue.

Tzeng [US 6,438,135 B1] discloses dynamic weighted round robin queuing.

McConnell et al. [US 6,108,307 A] disclose frame relay priority queues to offer multiple service classes.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 571-272-3637. The examiner can normally be reached on 9:30am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/909,704

Art Unit: 2112

Page 12

RCE Non-Final Office Action

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pairdirect.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

> Christopher E. Lee Examiner Art Unit 2112

cel/ CEL

Primary Patent Examiner **Technology Center 2100**